Abstract: This paper presents an ultra-low-voltage high-efficiency interface circuit for energy harvesting, which features self-powered design and digital switch control. The proposed rectifier includes bridge rectifier and active diode. The former introduces self-driven switches and ultra-low voltage divider to reduce the voltage drop for wide output voltage swing. The latter adopts a common-gate comparator as switch control block to output a nearly digital signal, thereby improving dynamic response and antinoise ability. The entire circuit exhibits good conversion efficiency and stability. Its minimum input voltage is down to 225 mV. The maximum voltage efficiency reaches to 96.3%, supplying the output current of 29 µA and the output power of 15.43 µW. The maximum power efficiency is 96.5%, providing the output current of over 16.1 µA and the output power of 5.19 µW. The whole circuit consumes the power loss of 1.42 µW.
Introduction
Widespread concerns on environmental pollution and energy consumption are driving the development of energy harvesting, which scavenges energy from the ambient sources to power the long-lived, maintenance-free systems, as the replacement or recharge of batteries. Usually the received energy is diminutive AC power, so a high-efficiency rectifier has become the key for energy harvesting systems. The primary design challenges are to maximize energy transfer and minimize power loss. This paper presents a feasible rectifier with digital switch control under ultralow-voltage, which is characterized by high conversion efficiency and low power loss. The proposed rectifier adopts self-driven switches with ultra-low-voltage divider to increase the output voltage and uses common-gate comparator outputting a nearly digital signal to improve dynamic response and system stability. The circuit is fabricated in 65-nm CMOS process. The paper is organized as follows. The proposed rectifier is detailed in Section 2; the simulation results are presented in Section 3; a conclusion is followed in Section 4.
Design of the proposed rectifier
The proposed rectifier adopts two stage structures, as shown in Fig. 1 . The first stage is bridge rectifier that converts AC to DC outputting a positive half-wave voltage. The second stage is active diode that uses digital switch signal to control charging or discharging of the storage capacitance, and its output voltage supplies the entire circuit. To maximize energy transfer, the rectifier should be able to operate under ultra-low-voltage with high efficiency and fast dynamic response speed [1] .
Bridge rectifier
The bridge rectifier is composed of self-driven switches and ultra-low voltage divider, as revealed in Fig. 2 . The self-driven switches are directly driven by AC input voltage, which maximizes the gate-source voltage, thereby improving the loading capability and the minimum energy available. The substrate potential of NMOS is connected to the drain, to introduce the bulk-source voltage drop, which reduces the threshold voltage effectively, as derived in Eq. (1).
Obviously, a weak positive bias bulk-source voltage V BS could reduce V th , and then reduce the required power supply. As a result, the power loss is greatly saved. In addition, small V th results in small on-resistance R on . Under low input voltage, these four switches work in linear region alternately. Because the output voltage of bridge rectifier is in proportion to 1/R on , so V BS improves the output voltage. But V BS inevitably introduces poor noise suppression ability and frequency characteristic. Nonetheless, the self-driven switches still perform well in small input voltage range, as long as the antenna matching network is good enough. Large device could also reduce R on , but at the cost of die size and parasitic effects. It is worth noting that V BS must be smaller than 0.3 V, otherwise, the parasitic transistor will conduct to cause large leakage current. Considering the process compatibility, the drain and bulk of NMOS are simply connected to ground. The drain of PMOS is connected to the output V A , and the bulk is biased by an ultra-low voltage divider. The voltage divider provides lower bulk potential than the drain potential, which increases the output voltage swing. Compared with NMOS dividers in Refs. [2] and [3] , this divider has lower output resistance and faster dynamic response, and it is more suitable for ultra-low-voltage working. Its supply voltage is provided by the output of active diode, which is self-powered.
Active diode
As displayed in Fig. 3 , a large PMOS MPS is adopted as active diode for small conduction loss but large parasitic capacitor, which puts forward challenges to system stability. The design key lies in the control circuit and bulk regulation. The former improves the switching speed and reduce conduction loss. The latter eliminates parasitic effects, especially leakage current. A novel common-gate comparator is used as control block to switch the active diode, as detailed in Fig. 4 . It outputs a clean digital pulse signal and nearly does not consume power. The performance of active diode greatly depends on the comparator. MPB1 and MPB2 and MPB3 are used as bulk regulation circuit to bias the bulk of MPS. The power supply is extracted from the output V C , which removes external power supply to save die size and power loss. The proposed comparator is consists of three parts. The start-up block assures the circuit to work from zero-state. Once the comparator begins to work, the startup block shuts off to save power. The input block is composed of differential input common-gate transistors (MN7/MN8) and current mirror loads (MP6/MP7). It provides high gain with low input-resistance and high output-resistance. The voltage redundancy consumed by the input stage is equal to 2V ov þ V th , where V ov is saturation voltage drop. Compared with the bulk-driven input stages in Refs. [2] and [3] , this work has better noise suppression capability, with almost the same voltage redundancy. Furthermore, because there is no miller capacitor product in input stage, the comparator achieves wider bandwidth and less parasitic effects. The output stage uses noninverting schmitt trigger to speed up switching and remove noise, depending on positive feedback hysteretic loop. Only voltage gain is supplied to drive MPS, which helps to reduce parasitic effects. This comparator generates a nearly digital signal to control MPS and bulk regulation circuit, and provides fast dynamic response and strong anti-noise ability, with little power loss.
As revealed in Fig. 4 , when V in-(V A ) is larger than V in+ (V C ), MN8 turns on and extracts current from the drain, MPS opens. The harvested energy is stored in C L and supplies loads. Conversely, MPS is close, and C L provides power supply for loads. The digital control is a promising solution for low-power high-efficiency design. The bulk regulation circuit connects the bulk of MPS to higher potential for small conduction loss and large output current. When MPS turns on, its bulk is connected to V A by MPB1. Now the bulk-source voltage V BSS of MPS equals to the source-drain voltage V DSB1 of MPB1. MPB1 prevents pn-junctions open during start-up and avoids latch-up [4, 5] . The width of MPB1 should be small enough to reduce V DSB1 , thereby against its own pn-junction conduction leakage current and power loss. MPB2 makes the same work when MPS shuts off. Compared with the bulk regulation circuit in Ref. [5] , the bulk of MPB1/MPB2 is also attached to high potential, which helps to reduce the voltage drop. To safely open MPS in all process corners, a bypass diode MPB3 is added in parallel with MPS [2, 3] .
R in introduces a little of power loss. At the same time, C in leads to the lag during energy transfer. C in is charged during the positive half cycle of V in . When V in becomes negative, C in is discharged first before it is charged to negative, and vice versa. It delays the switching of bridge rectifier and wastes energy. Although the input source is not ideal, the antenna matching network could weaken its impact on the system performance slightly.
The rectifier is simulated in 65-nm CMOS process. Supposed V in is 500 mV with 100 Hz, R in is 50 mΩ, C in is 25 nF, R L is 20 kΩ, C L is 10 µF, which balance the tradeoff between conversion efficiency and power. Fig. 6(a) shows the voltage efficiency V as a function of V in at different process corners, as calculated in Eq. (3).
Under typical conditions, the output voltage increases slightly once V in is beyond 225 mV. At 275 mV the output voltage begins to increase rapidly because active diode starts working. Once V in is larger than 450 mV, V is over 90%. When V in is 550 mV the system reaches to optimum working point with maximum V of 96.3%, providing the output current I out of 29 µA and the output power P out of 15.43 µW. Afterwards, V keeps higher than 93.7%, which benefits from low V drop of switches. Self-driven bridge rectifier with ultra-low voltage divider makes V drop as small as possible, which greatly improves V A . At the same time, both the comparator and bulk regulation block reduce the on-resistance and leakage current of MPS, thereby enhancing V C and loading capacity. The comparator only extracts [3] , the system performance is improved significantly. The voltage efficiency is further investigated at different loads, as shown in Fig. 6(b) . Visibly, the rectifier has a wide loads matching range. With the increase of R L , V rises up slightly, and the minimum working voltage declines. This is because that the decreasing load current leads to the smaller conduction voltage drop on MPS and enhances the discharge cycle. The simulation results indicated the rectifier has a good load regulation.
The power efficiency p is plotted in Fig. 7(a) against V in at different process corners, as defined in Eq. (4).
The maximum p is 96.5% at V in of 500 mV under typical conditions. At this time the rectifier provides I out over of 16.1 µA and P out of 5.19 µW. After then, p decreases gradually. It is due to that with the increase of V in , the current consumed by transistors increases, which results in much power loss. Especially, when the power loss increases close to P out , p maybe reduces to 50%. Nevertheless, P out provided is still increasing. The maximum p appears a little earlier than the maximum V with the increasing V in . After then the control circuit extracts more energy from the output for self-powered, which reduces p with lower I out than desired input common mode range of comparator. The power loss is below 1.42 µW. Fig. 7(b) shows p against different loads. p decreases with the increase of R L . It is because that I out reduces rapidly when R L increases, so dose the current consumed by comparator. The power loss in transistors increases faster than the harvested output power P out [6] . At larger loads the current consumption gets more and more important. p is strongly reduced once I out is as low as that through the comparator. This moment I out is too low to drive complex load circuits.
In order to verify the feasibility of the proposed rectifier, Table I . lists the performance comparison of the up-to-date interface circuits for energy harvesting. It is difficult to make a fair comparison between different interface circuits because that the system performance is limited by many factors, such as ambient energy [2] has good conversion efficiency and low input voltage. But its stability and simplicity are slightly worse. The rectifier in Ref. [3] has lower input voltage of 150 mV, but its conversion efficiency is slight low. The rectifier in Ref. [7] has large enough output power but at the cost of poor output current and conversion efficiency. The rectifier in Ref. [8] has good performance but is not suitable for ultra-low-voltage application. The rectifier in Ref. [6] has large die size and power loss in exchange for good performance. The rectifier in Ref. [4] performs very well except the rectified voltage range. Comparatively speaking, the proposed rectifier offers good conversion efficiency and the competitive output current and output power. Moreover, the entire system power loss is only 1.42 µW. The low power loss primarily benefits from self-driven transistors with ultra-low-voltage divider and common-gate comparator that provides digital control. Consequently, the proposed rectifier exhibits a few advantages and is worth being researched further.
Conclusion
The proposed ultra-low-voltage self-powered energy harvesting rectifier uses the self-driven switches with ultra-low-voltage divider and digital switch design to greatly improve the performance of system. Its input voltage is down to about 225 mV, and the entire power loss is only 1.42 µW. The rectifier is able to drive wide output load range with the voltage efficiency of over 93.7%, as well as the maximum power efficiency of 96.5%. It provides an output current of 29 µA and output power of 15.43 µW, which will increase with the input voltage. The proposed rectifier displays good overall performance, and is suitable to the ultralow-voltage ultra-low-power applications.
